Abstract—With increasing demand for different data rates and services for communication systems, reconfigurability is of utmost importance. Field Programmable Gate Arrays (FPGAs) provide the flexibility in operation and function by a simple change in the configuration bit stream. Low complexity turbo-like codes based on simple two-state trellis or simple graph structure results in decoder with low complexity. Two-state multiple turbo code is one such example. In this paper, we present the VHDL implementation of a 2-state multiple turbo code architecture targeted towards the Xilinx Vertex-5 FPGAs and compared its implementation with 8-state 3GPP turbo code in terms of hardware complexity and speed.

I. INTRODUCTION

Turbo codes [1] are a class of capacity approaching parallel concatenated codes that have found applications in many communication standards. Several implementations for standard 8-state 3GPP turbo codes [2] have come up with different strategies covering issues related to decoding algorithm [3], [4], fixed point arithmetic [5], [6], low power techniques, memory management, hardware architectures, and different hardware platforms [7].

In literature [8]–[14] most of the implementations use the MAP algorithm [15] in logarithmic domain or some variant of log-MAP algorithm. These simpler variants are the MAX-Log-MAP, Constant-Log-MAP, Linear-Log-MAP and Scaled-Log-MAP algorithms. The designs support the fixed point arithmetic. With up to two fractional bit representations it has also been shown that the optimized quantization levels are 5-bits for LLR systematic data, 7-bits for LLR estimate and 9-bits for internal metrics to achieve optimum performance [6]. Metric normalization is generally done by subtracting the maximum or minimum value at each stage from all the values. The decoder stopping criteria is either fixed number of iterations or dynamic depending upon conditions which also leads to low power consumption. The interleaver/deinterleaver implementations are kept simpler using Look-Up Table (LUT) based approach to store the permuted addresses. The decoding structure is generally serial concatenation of component SISO decoders. However, higher throughputs can be achieved by performing decoding in parallel fashion. Throughput improvements can also be achieved by designing internal pipelined parallel computing structures and improved contention free memory access.

The paper is organized as follows. In section II, we describe low complexity multiple turbo codes. In section III, we give the VHDL implementation details of 2-state multiple turbo codes. Finally in section IV, we present post synthesis results, and conclude the paper.

II. MULTIPLE TURBO CODES

Multiple turbo codes (MTC) are a class of parallel concatenated codes with three or more constituent encoders separated by multiple interleavers [16]. Multiple turbo codes provide us with more parameters to design an efficient error control coding scheme. Several approaches to low complexity turbo-like code designs based on very simple graph structures or 2-state trellises have been designed that results in low decoder complexity. It has been shown that 2-state multiple turbo codes outperform 8-state 3GPP turbo codes both in the waterfall and errorfloor regions [17], [18]. For multiple turbo codes using 2-state constituent encoders, there are only two possibilities, namely, an accumulator (ACC) $1 / (1 + D)$ encoder and a feed-forward (FF) $1 + D$ encoder. Figure 1 shows the encoder structure of a nonsystematic multiple turbo code that uses an asymmetric combination of four 2-state constituent encoders with three interleavers [18]. It employs a parallel concatenation of three ACC encoders and a FF encoder. The overall rate of this 4-parallel un-punctured nonsystematic code is $R = 1/4$. The resulting code is then punctured to rate 1/2. The puncturing pattern is shown in Figure 1. Using an EXIT chart analysis [19], [20], the authors in [21] have shown that the ACC encoder helps to achieve good initial extrinsic estimates, while the FF encoder aids in faster convergence. Constituent decoders for multiple turbo codes can operate in parallel at any given time. It was shown in [22] that parallel decoding will result in fastest convergence and one of the best performance among different decoding configurations.

Simulations studies conducted in [18] showed that the Bit Error Rate (BER) performance of the two-state codes is about 0.05-0.1 dB better than the 8-state 3GPP code in the waterfall region. The Frame Error Rate (FER) of the two-state 4-parallel multiple turbo code is one order of magnitude better than the 3GPP code. However, the 2-state multiple turbo codes typically require 4-6 more iterations to converge compare to the 8-state 3GPP standard at low SNRs.
III. IMPLEMENTATION

The encoder and decoder are designed completely using synthesizable VHDL following structural hierarchy. The design to a large extent is parameterized with definitions in a separate VHDL design package. Moreover, the VHDL constructs do not use any macros that are device specific (Xilinx or Altera or any other vendor) and hence can be ported to any FPGA device.

The decoder design has the following features:

1) 5-bit soft representation for input log likelihood ratio (LLR) parity data, 6-bit for internal metrics and 6-bit for extrinsic information. No significant improvement in the performance was observed for further increase in number of bits used for representation. These numbers are less than what was suggested in [23] for turbo codes.

2) Scaled MAX-Log-MAP algorithm with scaling factor $= 0.75$. Since MAX-Log-MAP algorithm has simpler implementation, it was chosen for implementation. The performance was evaluated for different scaling factors for MAX-Log-MAP algorithm. The best performance was observed for scaling factor of 0.7. Since, scaling factor of 0.75 has simple implementation, it was chosen for implementation.

3) Fixed point arithmetic with 2 LSB representing fractional values.

4) Symmetric structure of trellis utilized for gamma (path metrics) computation reduces memory requirements to half.

5) In-built RAM storage for gamma and alpha (forward recursion) metrics and LLR estimates.

6) In-built LUT (look up table) based interleaving and de-interleaving operations.

7) Dynamic normalization of alpha and beta (backward recursion) metrics reduces arithmetic complexity, storage requirements and power consumption.

8) Punctured systematic bits for rate 1/2 implementation reduce the arithmetic complexity significantly.

9) Latency (clock cycles) = $2 \times \text{FrameLength} + 5$

The encoder block interface in Figure 2 shows the input and output ports of the block and their descriptions.

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clk</td>
<td>IN</td>
<td>Clock input to the block</td>
</tr>
<tr>
<td>Data</td>
<td>IN</td>
<td>Information data to be encoded</td>
</tr>
<tr>
<td>Valid_In</td>
<td>IN</td>
<td>Valid strobe for data input, Active Low</td>
</tr>
<tr>
<td>Bst</td>
<td>IN</td>
<td>Reset port for the block, Active High</td>
</tr>
<tr>
<td>OOE/OE/CH/OH</td>
<td>OUT</td>
<td>Coded output data of the encoder</td>
</tr>
<tr>
<td>Valid</td>
<td>OUT</td>
<td>Valid strobe for output data, Active Low</td>
</tr>
</tbody>
</table>

![Fig. 2. Encoder Block Interface](image)

The detailed schematic diagram of the encoder is shown in Figure 3. The encoder structure comprises of four parallel concatenated two-state accumulator (ACC) and the feedforward (FF) encoders in the ACC-ACC-FF-ACC configuration. The main sub-blocks of the encoder are ACC, FF, Interleaver and Delay. The delay block is basically used to delay the data by frame-length so that all four encoded streams are output in a synchronous fashion. The interleaver permutes the data bits before feeding to the other three encoders. The block interface for the interleaver is shown in Figure 4.

The design is based on random interleaving. A counter starts to increment as soon as data stream is input. As the counter progresses the input data is at first copied at the interleaved addresses stored in the look-up table (LUT). Once this process completes for the whole frame, the interleaved data starts to output as a stream. The main advantage of using LUT based interleaver is that we can change the interleaver algorithm any time and accordingly generate addresses and store them in an LUT, rather than having a particular logic

![Fig. 3. Encoder Schematic](image)
for interleaver. Moreover, there is no need for a separate design for deinterleaver. Only the addresses in the LUT have to be changed as per deinterleaving logic which can be pre-calculated using a software routine.

The block interface of the decoder is shown in Figure 5.

The schematic diagram in Figure 6 shows the various component SISO decoders. Since the encoder configuration is ACC-ACC-FF-ACC, the configuration of the corresponding SISO decoders is also the same. The extrinsic information from each of the decoders is added in the ExInfo_Add module and fed to the component SISO decoders in the next iteration after suitable deinterleaving/interleaving process embedded within the block. All the interleaving operations on the received channel LLRs are assumed to be external to the decoder block and performed by a separate block that acts as a control unit to the whole decoding operation. The control unit also runs the decoder for a specified number of iteration. Each of the SISO decoder comprises of its own Gamma (path metrics), Alpha (forward recursion), Beta (backward recursion) and LLR calculation units along with their associated memories required for the metrics storage. Since for the current configuration of multiple turbo codes, no systematic bits are transmitted; hence at the decoder side they are treated as if all are punctured. In such a case the channel LLR for systematic bits are all assumed to be zero for calculations of various metrics. This in effect eases the requirement for various arithmetic operations and saves in the critical calculation paths. Each of the SISO unit produces interleaved versions of the extrinsic information to be fed to other three SISO component decoders.

The block interface of a SISO component decoder along with port definitions is shown in Figure 7.

The basic blocks in a SISO decoder are Gamma, Alpha,

![Interleaver Block Interface](image1)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ck</td>
<td>IN</td>
<td>Clock Input to the Block</td>
</tr>
<tr>
<td>Ret</td>
<td>IN</td>
<td>Reset port for the Block, Active High</td>
</tr>
<tr>
<td>Data</td>
<td>IN</td>
<td>Data to be Interleaved</td>
</tr>
<tr>
<td>Vin</td>
<td>IN</td>
<td>Valid Slope for Data Input, Active Low</td>
</tr>
<tr>
<td>IJ1 IJ3</td>
<td>OUT</td>
<td>Interleaved Output Data for ENCO1, ENCO2 &amp; ENCO3</td>
</tr>
<tr>
<td>Valid</td>
<td>OUT</td>
<td>Valid Slope for Output Data, Active Low</td>
</tr>
</tbody>
</table>

![Decoder Block Interface](image2)

![Decoder Schematic](image3)

![SISO Block Interface](image4)

![SISO Schematic](image5)

Beta and LLR calculation units (Figure 8). The Gamma Unit computes the branch metric $\gamma$ in log-domain.

The Alpha unit computes the forward state metric $\alpha$ in log-domain.

Beta & LLR computation unit computes the backward state metric $\beta$ and the final LLR of bit $u_k$ in log domain.

The details of the computation that takes place in the Gamma, Alpha, Beta & LLR units along with their block interface is given in [24].

The block has in-built provision for storing the $\gamma$ and $\alpha$ values in their respective RAMs. The LLR values are calcu-
lated simultaneously along with the $\beta$ values during backward recursion and stored in a RAM. The final extrinsic information to be passed to other decoders is calculated by subtracting the previous iteration extrinsic information from the ones computed and stored in the RAM and further scaling by a factor equal to 0.75. The scaling factor is easily implemented by addition of 1-bit and 2-bit right shifted results of the value. Suitable deinterleaving/interleaving operation for those extrinsic values is also performed in this block to be passed to other three decoders.

During the VHDL development of the rate 1/2, 2-state 4-parallel multiple turbo codes, some modifications were done that led to an optimized implementation in terms of both speed and area. This was possible because of the simple trellis structure of 2-state ACC and FF encoders. For MAX-Log-MAP algorithm, while calculating forward and backward state metrics ($\alpha$ & $\beta$) only the relative difference between the different state metrics is significant. Hence, we did a dynamic normalization by subtracting the metric for state 0 from both state metric values. This meant that the state metric for state 0 was normalized to 0 and doesn’t need any storage in the RAM and also did not appear in all the computations (addition/subtraction) in subsequent operations. This led to a significant reduction in memory storage requirement for metrics and lot of savings in arithmetic operations leading to faster logic implementation. These methods also enabled us to keep the metric values within the limits and the metrics were efficiently represented with minimum possible bits.

IV. RESULTS

We present here the post synthesis complexity comparison chart for the encoders in Figure 9, a single SISO unit in Figure 10 and the full decoder in Figure 11 for a frame length of 256. An 8-state 3GPP decoder was designed and synthesized for comparison and to bring out the benefits of multiple turbo codes over the standard 8-state 3GPP turbo code in terms of hardware complexity. The designs were targeted to the Xilinx Virtex-5 device family. The design tools used were Xilinx ISE 10.1 for design entry, ModelSim SE 6.1 for simulation and XST for synthesis.
the type of arithmetic units required for the implementation. Moreover, the $f_{MAX}$ obtained after synthesis is considerably higher.

The overall latency of our implementation of the decoder for the 2-state multiple turbo codes design is given by Equation 1:

$$L = FL \times 2 + 5$$  \hspace{1cm} (1)

where, $L$ is the latency for the decoder in number of clock cycles/iteration and $FL$ is the frame length.

Hence, for frame length $FL = 256$ the latency is 517 clock cycles/iteration. This means operating at $f_{MAX} = 116.089$ MHz, the decoding time per iteration is equal to $517 \times f_{MAX}^{-1} = 4.453$ μs/iteration. It may be noted the decoding time is dependent upon the frame length. As the frame length increases, the decoding time also increases per iteration. The calculation of the throughput in terms of bits/s for a total of $I$ iterations of the decoder proceeds as per the Equation 2:

$$T = \left[\frac{f}{L \times I}\right] \times FL$$  \hspace{1cm} (2)

The total metrics memory requirement for a single component SISO decoder is given by Equation 3:

$$M = \left\{\left[\alpha \times FL \times States + \beta \times FL \times States + LLR \times FL\right] \times No\_Of\_SISO\_Units\right\}$$  \hspace{1cm} (3)

For our current implementation, frame length $FL = 256$ and total decoder iterations $I = 14$. Hence, the throughput is:

$$T = \left[\frac{116.089}{517 \times 14}\right] \times 256 = 4.11 \text{ Mbps}$$

Since, for the 2-state decoder, only one state metric storage is required due to dynamic normalization and 5-bits are used for Gamma, and 6-bits each for Alpha and Extrinsic values, the total metrics memory requirement comes to be: $M = [5 \times 256^2 + 6 \times 256^1 + 6 \times 256^0] \times 4 = 22.528$ kbits. In contrast, the 8-state 3GPP decoder requires $M = [ (8+9) \times 256^2 + 11 \times 256^0] \times 2 = 75.264$ kbits.

It can be seen that the implementation costs are significantly reduced in case of 2-state multiple turbo codes as compared to the standard 8-state 3GPP Turbo code. This is mainly because of the savings in the memory due to dynamic metric normalization. The normalization reduced the metric storage requirements for 2-state 4-parallel turbo codes significantly since values for only one of the two states need to be stored. The logic burden was thus reduced and this resulted in smaller and faster logic implementation. As a result, the whole decoder design could be easily fitted into one device as compared to the 8-state 3GPP Turbo code.

**REFERENCES**


